
COMMERCIALTEMPERATURERANGE
IDTCV136
PROGRAMMABLEFLEXPC CLOCKFORATIRS400
1
MAY 2005
IDTCV136
COMMERCIAL TEMPERATURE RANGE
PROGRAMMABLE FLEXPC
CLOCK FOR ATI RS400
SRC
SSC
N Programming
SRC
CPU[2:0]
SRC[2:1]
USB48
48MHz
PCI0
SRC[7:3], 0
PCI/
SRC/
48MHz/
SRC PLL
SSC
N Programming
CPU PLL
SSC
N Programming
Fixed PLL
No SSC
14.318MHz
Osc
Reset#
CLKREQ0#
CLKREQ1#
TURBO1#
REF[2:0]
CPU/HOST
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2005 Integrated Device Technology, Inc.
DSC - 6733/18
FEATURES:
One high precision N and SSC programmable PLL for CPU
One high precision N and SSC programmable PLL for SRC[2:1]
One high precision N and SSC programmable PLL for SRC[7:3]
SRC0 (PCI Express) and PCI
One high precision PLL for 48MHz
Band-gap circuit for differential outputs
Support multiple spread spectrum modulation, down and
center
Support SMBus block read/write, index read/write
Selectable output strength for REF, PCI, 48MHz
Available in TSSOP package
FUNCTIONAL BLOCK DIAGRAM
DESCRIPTION:
IDTCV136 is a 56 pin clock device for Intel P4 processors. The CPU output
buffer is designed to support up to 400MHz processor. This device also
implements Band-gap referenced IREF to reduce the impact of VDD variation on
differential outputs, which can provide more robust system performance.
Each CPU/SRC clock has its own Spread Spectrum selection, which allows
for isolated changes instead of affecting other clock groups.
KEY SPECIFICATION:
CPU CLK cycle to cycle jitter < 85ps
SRC CLK cycle to cycle jitter < 125ps
OUTPUTTABLE
CPU
CLKREQ
SRC
PCI
TURBO
USB48
48MHz
REF
RESET#
3
281
1
13
1